

Fig. 1 (Prior Art)




Fig. 2 (Phasor Art.)

INSTRUCTION CYCLES							
	1	2	3	4	5	6	7
INSTR. FETCH	B	I	-	-	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>
DECODE	B	-	-	-	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>
DATA R/W	B	-	-	-	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>
EXECUTOR		B	NOP	NOP	NOP	X <sub>1</sub>	X <sub>2</sub>

Fig. 3





FIG. 3a







FIG. 4


Unconstrained delay slot cancelling logic



designer:	delay slot	designer:	James Harrold	date:	5/13/96
technologist:	LSI-200	technologist:	EPIC Circuits Ltd	sheet:	1 of 1

56.5

Constrained delay slot cancelling logic



Design	designer	target	date
Implementation	implementation	implementation	implementation
Technology	technology	technology	technology

F6. 6




FIG. 7

Fig. 8

